



Definition: Edge-triggered Flip-Flop






Sampling is successful only if D(t) is stable while it is sampled. This is why we refer to C_i as a critical segment.

– p.8


- p.11





- If the input D(t) is stable during the critical segments $\{C_i\}_i$, then the output Q(t) is stable in between the instability segments $\{A_i\}_i$.
- The stability of the input D(t) during the critical segments depends on the clock period. We will later see that slowing down the clock (i.e. increasing the clock period) helps in achieving a stable D(t) during the critical segments.

schematic of an edge triggered flip-flop



- clock port is marked by an "arrow".
- we abbreviate and refer to an edge-triggered flip-flop simply as a flip-flop.

Question: Prove that an edge-triggered flip-flop is not a combinational circuit.

- p.10

first.	
Focus on the task of determi reaches 1 first.	ning which of two signals
$A_0(t)$	$A_0(t)$
$A_1(t)$	$A_1(t)$

Arbitration

Definition: arbiter

Inputs: Non-decreasing analog signals $A_0(t), A_1(t)$ defined for every $t \ge 0$.

Output: An analog signal Z(t).

Functionality: Assume that $A_0(0) = A_1(0) = 0$. Define T_i , for i = 0, 1, as follows:


```
T_i \stackrel{\scriptscriptstyle \triangle}{=} \inf\{t \mid \operatorname{dig}(A_i(t)) = 1\}.
```

```
Let t' \triangleq 10 + \max\{T_0, T_1\}. The output Z(t) must satisfy, for every t \ge t',
```

 $\textit{dig}(Z(t)) = \begin{cases} 0 & \text{if } T_0 < T_1 - 1 \\ 1 & \text{if } T_1 < T_0 - 1 \\ 0 \text{ or } 1 & \text{otherwise.} \end{cases}$

- p.12

– p.9



Proof: every circuit C is not an arbiter - cont.

- $x = -2 \Rightarrow T_1 = 100 + x = 98$. It follows that $A_1(t)$ "wins", and dig(Z(200)) = 1. Hence $f(-2) \ge V_{hiah.out}$.
- $x = 2 \Rightarrow T_1 = 100 + x = 102$. It follows that $A_0(t)$ "wins", and dig(Z(200)) = 0. Hence $f(2) \le V_{low,out}$.
- **c**laim: f(x) is continuous (will prove this later).
- Mean Value theorem \Rightarrow

 $\forall y \in [V_{low,out}, V_{high,out}] \exists x \in [-2, 2] : f(x) = y.$

– p.16

- Pick y such that dig(y) = non-logical.
- ⇒ There exist valid inputs $A_0(t)$, $A_1(t)$ with $t' \le 112$, such that dig(Z(200)) =non-logical.
- $\blacksquare \Rightarrow C$ is not an arbiter. QED.

Proof: f(x) is continuous

Rely on the assumption that an infinitesimal change in the energy of input signals causes an infinitesimal change in the energy of the output. Otherwise, noise would cause uncontrollable changes in Z(t) and the circuit C would not be useful anyhow.

The output Z(200) depends on the following:

- 1. The initial state of the device C at time t = 0. We assume that the device C is in a stable state and that the charge is known everywhere.
- 2. The signal $A_i(t)$ in the interval [0, 200], for i = 0, 1.


Proof: f(x) is continuous - cont.

- Consider an infinitesimal change in x. This change affects $A_1(t)$ but does not affect $A_0(t)$ and the initial state.
- infinitesimal change of $x \Rightarrow$ infinitesimal difference in energy of $A_1(t)$.
- infinitesimal difference in energy of $A_1(t) \Rightarrow$ infinitesimal difference in Z(200).
- $\blacksquare \Rightarrow f(x)$ is continuous.

– p.17

Discussion: Arbiters - an impossibility result

- Claim is counter-intuitive.
- For every judge in a 100-meter dash, there exist two runners whose running times are such that the judge still hangs after an hour.
- Implies that there does not exist a perfect judge who can determine the winner in a 100-meters dash even if:
- 1. high speed cameras located at the finish line and runners run very slowly.
- 2. we allow the judge several hours to decide.
- 3. we allow the judge to decide arbitrarily if the running times of the winner and runner-up are within a second.



- Player rolls a ball. Judge announces decision if ball passes point P one day after.
- If speed of ball is above v', then ball passes the obstacle and then rolls past point P.
- If speed of ball is below v', then ball does not pass the obstacle.

Judge is in trouble:

– p. 19

– p.22

- If speed= v', then the ball reaches the tip of the obstacle and may remain there indefinitely long!
- If the ball remains on the obstacle's tip 24 hours past the throw, then the judge cannot announce her decision.

Meta-stability

- Meta-stability a state of equilibrium (i.e. zero force) which is not a local minimum of energy (i.e. a slight force causes a movement away from the state).
- Inclined to say that the "probability of meta-stability occurring is very small". This requires a probability distribution over the rolling speed v where

 $\lim_{\varepsilon \to 0} \Pr(|v - v'| < \varepsilon) = 0.$

Lessons learned

- Certain tasks are not achievable with probability 1.
 - coin toss might end up with the coin standing on its perimeter.
 - noise could be big enough to cause the digital value of a signal to flip from zero to one. (increase noise margin to reduce the probability of such an event.)

Reducing the probability of meta-stability

- Increase length of segment of instability. Increasing the delay of the arbiter (significantly) decreases the chances of meta-stability. E.g., ball resting on the tip of the obstacle is likely to fall to one of the sides.
- Increase the slope of the transfer function in the range of non-logical values. Similar to sharpening the tip of the obstacle.
- However, increasing the clock rate means that "decisions" must be made faster (i.e. within a clock period) and the chance of meta-stability increases.

Question

Does the proof of the Claim hold only if the signals ${\cal A}_i(t)$ rise gradually?


Question: Prove the claim with respect to "fast" nondecreasing signals $A_i(t)$. Namely, the length of the interval during which $dig(A_i(t))$ is non-logical equals ε .

Flip-flops: necessity of critical segments

DEF: A flip-flop without a critical segment is a flip-flop in which the setup-time and hold-time satisfy $t_{su} = t_{hold} = 0$. The functionality is defined as follows:

- For every *i*, Q(t) is logical (either zero or one) during the interval $t \in (t_i + t_{pd}, t_{i+1} + t_{cont})$ regardless of whether $D(t_i)$ is logical.
- If $D(t_i)$ is logical, then $Q(t) = D(t_i)$ during the interval $t \in (t_i + t_{pd}, t_{i+1} + t_{cont})$.

Just as the arbiter's decision is free if a tie occurs, the flip-flop is allowed to output either zero or one if $D(t_i)$ is not logical. However, the output of the flip-flip must be logical once the instability segment ends.



- n 26

tion.

– p.25

- p.28

Remarks



- the signal $A_0(t)$ is input as a clock to the flip-flop, but $A_0(t)$ is not a clock.
- requirements from A₀(t) are weaker than the requirements from a clock. Instead of periodic instantaneous transitions from zero to one and back, A₀(t) is non-decreasing.
- the claim assumes only one "tick of the clock", so we may regard A₀(t) as a clock with a very long period.
- proof of claim does not rely on $A_0(t)$ rising slowly; the claim holds regardless of the rate of change of $A_0(t)$.

- n 27

Proof that circuit is an arbiter

We consider three cases:

- $|T_1 T_0| \le 1$: flip-flop's output Z(t) is always logical at time $T_0 + t_{pd}$, so circuit functions properly.
- $T_1 < T_0 1$: if $T_1 < T_0 1$, then $dig(A_1(T_0)) = 1$. Hence sampled value equals 1, and hence, dig(Z(t)) = 1, for every $t \ge T_0 + t_{pd}$.
- $T_0 < T_1 1$: we claim that $dig(A_1(T_0)) = 0$, and hence, dig(Z(t)) = 0, for every $t \ge T_0 + t_{pd}$.

Proof that circuit is an arbiter - cont.

We need to show that $T_0 < T_1 - 1 \Rightarrow dig(A_1(T_0)) = 0$.

- $\blacksquare T_0 < T_1 \Rightarrow dig(A_1(T_0)) \in \{0, \text{non-logical}\}.$
- **assumption on the fast transition of** $dig(A_1(t))$ **implies:**


 $dig(A_1(T_0)) = \text{non-logical} \Rightarrow dig(A_1(T_0 + 10^{-9})) = 1.$


Hence, $T_1 \le T_0 + 10^{-9}$ contradicting $T_1 > T_0 + 1$.


It follows that if $T_0 < T_1 - 1$, then $dig(A_1(T_0)) = 0$. QED

Corollary: conclusion

Critical segment is required to avoid meta-stability of the flip-flop. Without critical segment, flip-flop's output can be non-logical even after $t_i + t_{pd}$.







- n 3

– p.40

Definition : clock enabled flip-flips

Inputs: Digital signals D(t), $c_E(t)$ and a clock c_{LK} . Output: A digital signal Q(t).

Functionality: If D(t) and $c_{E}(t)$ are stable during the critical segment C_i , then for every $t \in (t_i + t_{pd}, t_{i+1} + t_{cont})$


$$Q(t) = \begin{cases} D(t_i) & \text{if } \operatorname{CE}(t_i) = 1\\ Q(t_i) & \text{if } \operatorname{CE}(t_i) = 0. \end{cases}$$

 \blacksquare cE(t) - clock-enable signal.


• CE(t) indicates whether the flip-flop samples the input D(t) or maintains its previous value.

Clock enabled flip-flips : implementation

- n 38



Clock enabled flip-flips : implementation - cont



- slow transitions of the output of the AND-gate (increase hold time)
- in some technologies, the flip-flop does not retain the stored bit forever. ⇒ if cE(t) = 0 for a long period, then the flip-flop's output may become non-logical.

