### Chapter 2: Foundations of combinational structures

**Computer Structure - Spring 2004** 

©Dr. Guy Even

Tel-Aviv Univ.



### **Boolean functions**

 $\{0,1\}^n$  - the set of *n*-bit strings.

A Boolean function - a function  $f: \{0,1\}^n \to \{0,1\}^k$ .

*n*: input length

k: output length

### **Gates & static transfer functions**

**DEF**: A gate is a device whose functionality is specified by a static transfer function.

 $\begin{aligned} \exists \Delta > 0 \\ \forall x_0 \end{aligned} \\ \forall t \in [t_1, t_2] : x(t) = x_0 \implies \forall t \in [t_1 + \Delta, t_2] : y(t) = f(x_0). \end{aligned}$ 

This means that *output = func (input)* if the input did not change for a while.

This does not mean that the output is logical (even if the input is stable).



### **Def: combinational gate**

**DEF**: Consider a gate *G* with *n* inputs and *k* outputs. Let  $f : \mathbb{R}^n \to \mathbb{R}^k$  denote the static transfer function of the gate *G*. The gate *G* is a combinational gate if its static transfer function satisfies the following condition:

 $\operatorname{dig}(\vec{x}) \in \{0,1\}^n \Rightarrow \operatorname{dig}(f(\vec{x})) \in \{0,1\}^k.$ 

**Remark:** Stable input  $\Rightarrow$  logical output.

### **Boolean functionality of a combinational gate**

Suppose  $f : \mathbb{R}^n \to \mathbb{R}^k$  is a static transfer function of a combinational gate *G*.

Define a Boolean function  $B_f : \{0,1\}^n \to \{0,1\}^k$  as follows. Given a Boolean vector  $(b_1, \cdots, b_n) \in \{0,1\}^n$ ,

$$x_i \triangleq \begin{cases} V_{\textit{low}} - \varepsilon & \text{if } b_i = 0 \\ V_{\textit{high}} + \varepsilon & \text{if } b_i = 1. \end{cases}$$

The Boolean function  $B_f$  is defined by

$$B_f(\vec{b}) \stackrel{\scriptscriptstyle \triangle}{=} dig(f(\vec{x})).$$

*G* combinational circuit  $\Rightarrow$  *dig*(*f*( $\vec{x}$ )) is logical  $\Rightarrow$  *B*<sub>*f*</sub> is a Boolean function.

### **Boolean functionality of a combinational gate - cont.**

Since

$$B_f(\vec{b}) \stackrel{\scriptscriptstyle riangle}{=} dig(f(\vec{x})).$$

we can rephrase

$$\operatorname{dig}(\vec{x}) \in \{0,1\}^n \Rightarrow \operatorname{dig}(f(\vec{x})) \in \{0,1\}^k.$$

by

$$dig(\vec{x}) \in \{0,1\}^n \Rightarrow dig(f(\vec{x})) = B_f(dig(\vec{x}))$$

 $\Rightarrow$  Claim: In a combinational gate, the relation between the logical values of the outputs and the logical values of the inputs is specified by a Boolean function.

## A consistent combinational gate

propagation delay - upper bound on the amount of time that elapses from the moment that the inputs (nearly) stop changing till the moment that the output (nearly) equals the value of the static transfer function.

**DEF**: A combinational gate *G* with inputs  $\vec{x}(t)$  and outputs  $\vec{y}(t)$  is consistent at time *t* if  $dig(\vec{x}(t)) \in \{0, 1\}^n$  and  $\vec{y}(t) = B_f(dig(\vec{x}(t)))$ .

propagation delay - upper bound on time that elapses from stable inputs till gate is consistent.







### **Propagation delay**

DEF: A combinational gate *G* implements a Boolean function  $B : \{0, 1\}^2 \rightarrow \{0, 1\}$  with propagation delay  $t_{pd}$  if the following holds. For every  $\sigma_1, \sigma_2 \in \{0, 1\}$ , if  $x_i(t) = \sigma_i$ , for i = 1, 2, during the interval  $[t_1, t_2]$ , then

 $\forall t \in [t_1 + t_{pd}, t_2] : y(t) = B(\sigma_1, \sigma_2).$ 

Equivalently,

 $x_1, x_2$  stable in  $[t_1, t_2]$ 

*G* is consistent with *B* in the interval  $[t_1 + t_{pd}, t_2]$ .



# <section-header><text><text><text><text><page-footer>



# **Combinational circuits - building blocks**

Combinational circuits are built of combinational gates and wires & nets.



# Wires & Nets

Wires connect points to each other. Very often we need to connect several terminals (i.e. inputs and outputs of gates) together.

Ignore how connections are actually made.

Net - subset of terminals that are connected by wires. In the digital abstraction we assume that the signals all over a net are identical (why?).

fan-out of a net N - the number of input terminals that are connected by N.



















# **Syntactic definition - remarks**

Definition of combinational circuits is independent of the gate types (e.g. inverter, NAND-gate, etc.). The question of whether a circuit is combinational is a purely topological question (i.e. are the interconnections between gates legal?).

syntax - "grammar" rules for forming compound circuits from simple circuits.

# Back to "bad" examples... Which conditions in the syntactic definition of combinational circuits are violated by the "bad" circuits? Image: Comparison of the syntactic definition of combinational circuits are violated by the "bad" circuits? Image: Comparison of combinational circuits are violated by the "bad" circuits? Image: Comparison of combinational circuits are violated by the "bad" circuits? Image: Comparison of combinational circuits are violated by the "bad" circuits? Image: Comparison of combinational circuits are violated by the "bad" circuits? Image: Comparison of combinational circuits are violated by the "bad" circuits? Image: Comparison of combinational circuits are violated by the "bad" circuit is combinational circuit is combinational.









### **Proof - Induction hypothesis**

For every  $i \leq m'$  there exist:

1. a Boolean function  $B_{e_i} : \{0, 1\}^k \to \{0, 1\}$ , and

2. a propagation delay  $t_{pd}(e_i)$ 

such that the network  $e_i$  implements the Boolean function

 $B_{e_i}: \{0,1\}^k \to \{0,1\}$ 

with propagation delay  $t_{pd}(e_i)$ .

– p.35

### **Proof - Induction basis**

Instead of proving for m' = 1, we prove for m' = k.

Consider an  $i \leq k$ . The net  $e_i$  is fed by  $v_i$ , and the digital signal corresponding to  $e_i$  is  $x_i(t)$ .

 $\Longrightarrow$  define

$$B_{e_i}(\sigma_1, \dots, \sigma_k) = \sigma_i.$$
$$t_{pd}(e_i) = 0.$$

now to induction step...











**Cost** We associate a cost with every gate. We denote the cost of a gate *G* by c(G). Def: The cost of a combinational circuit  $C = \langle \mathcal{G}, \mathcal{N} \rangle$  is defined by  $c(C) \triangleq \sum_{G \in \mathcal{G}} c(G).$ 

### **Propagation delay**

We associate a propagation delay with every gate. We denote the propagation delay of a gate G by  $t_{pd}(G)$ .

Def: The propagation delay of a combinational circuit  $C = \langle \mathcal{G}, \mathcal{N} \rangle$  is defined by

$$t_{pd}(C) \stackrel{\scriptscriptstyle \triangle}{=} \max_{N \in \mathcal{N}} t_{pd}(N).$$

We often refer to the propagation delay of a combinational circuit as its depth or simply its delay.

### **Delays of paths**

■ path - a sequence  $p = \{v_0, v_1, \dots, v_k\}$  of gates that form a path in the directed graph DG(C).

delay of a path p -

$$t_{pd}(p) = \sum_{v \in p} t_{pd}(v).$$

Claim:

$$t_{pd}(C) = \max\{t_{pd}(p) : \text{paths } p\}.$$

critical path - a path *p* that satisfies  $t_{pd}(p) = t_{pd}(C)$ .

Q: Number of paths can be exponential. How were we able to compute  $max\{t_{pd}(p) : paths p\}$ ?

# **Example: gate costs and delays**

Müller and Paul compiled the following costs and delays of gates. These figures were obtained by considering ASIC libraries of two technologies and normalizing them with respect to the cost and delay of an inverter.

| Gate      | Motorola |       | Venus |       |
|-----------|----------|-------|-------|-------|
|           | cost     | delay | cost  | delay |
| INV       | 1        | 1     | 1     | 1     |
| AND,OR    | 2        | 2     | 2     | 1     |
| NAND, NOR | 2        | 1     | 2     | 1     |
| XOR, NXOR | 4        | 2     | 6     | 2     |
| MUX       | 3        | 2     | 3     | 2     |





