

Chapter 12: Synchronous Circuits

Computer Structure - Spring 2008

©Dr. Guy Even

Tel-Aviv Univ.

- p.1

Preliminary Questions

- What is a synchronous circuit?
- How can we tell if the clock period is not too short? Is it possible to compute the minimum clock period?
- Is it possible to separate between the timing analysis and functionality in synchronous circuits?
- How can we initialize a synchronous circuit?

- p.2

Goals

- define synchronous circuits.
- analyze timing (start with simple case...).
- define: timing constraints.
- find out if timing constraints are feasible.
- define: minimum clock period.
- algorithm: check if timing constraints are feasible.
- algorithm: compute minimum clock period.


- p.3

Stripping flip-flops away

- C - a circuit composed of combinational gates, nets, and flip-flops with a clock net called CLK .
- C' - a circuit obtained from C by:
 1. deleting the CLK net,
 2. deleting the input gate that feeds the CLK net, and
 3. replacing each flip-flop with an output gate (instead of the port D) and an input gate (instead of the port Q).

- p.4

Stripping flip-flops away - example



- p.5

Definition: Synchronous Circuit


A **synchronous circuit** is a circuit C composed of combinational gates, nets, and flip-flops that satisfies the following conditions:

1. There is a net called CLK that carries a clock signal.
2. The CLK net is fed by an input gate.
3. The set of ports that are fed by the CLK net equals the set of clock-inputs of the flip-flops.
4. The circuit C' obtained from C by stripping away flip-flops is combinational.

- p.6

remarks on the definition of synchronous circuits


- CLK connected to all the clock-ports of flip-flops and only to them.
- We already saw that a “bad example” in which CLK feeds a gate:



- p.7


remarks on the definition of synchronous circuits

Question: What is required so that the D -port is stable during the critical segment in this “bad example”:



- p.8


back to the first example



Question: Is this a synchronous circuit?

- p.9

Synchronous Circuits: canonic form



Transform a synchronous to canonic form:

- gather the flip-flops into one group.
- duplicate the combinational circuits to separate between output and next-state.

- p.11

Recognizing a synchronous circuit

Question: Suggest an efficient algorithm that decides if a given circuit is synchronous.

Recall the definition:


A **synchronous circuit** is a circuit C composed of combinational gates, nets, and flip-flops that satisfies the following conditions:

1. There is a net called CLK that carries a clock signal.
2. The CLK net is fed by an input gate.
3. The set of ports that are fed by the CLK net equals the set of clock-inputs of the flip-flops.
4. The circuit C' obtained from C by stripping away flip-flops is combinational.

- p.10

Stability Interval

- **stability interval** of signal X - interval during which X is stable.
- **$stable(X)_i$** - stability interval of X corresponding to clock cycle i .



- p.12

Timing analysis: the canonic form

Plan:

- Define timing constraints for IN and OUT .
- Define timing constraints for S and NS .
- Find sufficient conditions so that timing constraints are feasible.
- Define minimum clock period.
- Infer functionality from syntax.

- p.13

Input/output timing constraints

- The input/output timing constraints formulate the timing interface between the the circuit and the “external world”.
- Input timing constraint - tells us when the input is **guaranteed** to be stable.
- Output timing constraint - tells us when the circuit's output is **required** to be stable.
- Usually the external world is also a synchronous circuit.
 $\Rightarrow IN$ is an output of another synchronous circuit, and OUT is an input of another synchronous circuit.

- p.14

Input timing constraint

The timing constraint corresponding to IN is defined by two parameters: $pd(IN) > cont(IN)$ as follows.

$$\forall i: [t_i + pd(IN), t_{i+1} + cont(IN)] \subseteq stable(IN)_i.$$

Remarks:

- t_i - denotes the starting time of the i th clock period.
- Why do we require that $pd(IN) > cont(IN)$?
If $pd(IN) \leq cont(IN)$, then the stability intervals $stable(IN)_i$ and $stable(IN)_{i+1}$ overlap. This means that IN is always stable, which is obviously not an interesting case.

- p.15

Output timing constraint

The timing constraint corresponding to OUT is defined by two parameters: $setup(OUT)$ and $hold(OUT)$ as follows.

$$\forall i: [t_{i+1} - setup(OUT), t_{i+1} + hold(OUT)] \subseteq stable(OUT)_i.$$

Remark: Note that that timing constraint of OUT is given relative to the end of the i th cycle (i.e. t_{i+1}).

- p.16

Remarks

- Asymmetry in the terminology regarding IN and OUT . The parameters associated with IN are $pd(IN)$ and $cont(IN)$, whereas the parameters associated with OUT are $setup(OUT)$ and $hold(OUT)$.
- this is not very aesthetic if OUT is itself an input to another synchronous circuit.
- useful to regard IN as an output of a flip-flop and OUT as an input of a flip-flop (even if they are not).

-p.17

Stability Intervals of OUT & NS

- We associate a contamination delay $cont(x)$ and a propagation delay $pd(x)$ with each combinational circuit x .
- If $[t_i + t_{pd}, t_{i+1} + t_{cont}] \subseteq stable(S)_i$, then the stability intervals of the signals OUT and NS satisfy:

$$[t_i + \max\{t_{pd}, pd(IN)\} + pd(\lambda), t_{i+1} + \min\{t_{cont}, cont(IN)\} + cont(\lambda)] \subseteq stable(OUT)_i$$

$$[t_i + \max\{t_{pd}, pd(IN)\} + pd(\delta), t_{i+1} + \min\{t_{cont}, cont(IN)\} + cont(\delta)] \subseteq stable(NS)_i.$$

-p.19

Timing constraint of NS

NS is stable during the critical segments. Namely,

$$\forall i \geq 0: C_{i+1} \subseteq stable(NS)_i.$$

Remark: Note that, as in the case of the output signal, the timing constraint of NS corresponding to clock cycle i is relative to the end of the i th clock cycle (i.e. the critical segment C_{i+1}).

Remark: If NS satisfies its timing constraint for i , then S satisfies:

$$[t_{i+1} + t_{pd}, t_{i+2} + t_{cont}] \subseteq stable(S)_{i+1}.$$

-p.18

Sufficient conditions: OUT

Claim: If

$$\begin{aligned} [t_i + t_{pd}, t_{i+1} + t_{cont}] &\subseteq stable(S)_i \\ \max\{t_{pd}, pd(IN)\} + pd(\lambda) + setup(OUT) &\leq t_{i+1} - t_i \\ \min\{t_{cont}, cont(IN)\} + cont(\lambda) &\geq hold(OUT), \end{aligned}$$

then

$$[t_{i+1} - setup(OUT), t_{i+1} + hold(OUT)] \subseteq stable(OUT)_i.$$

Proof: stability interval of OUT satisfies:

$$[t_i + \max\{t_{pd}, pd(IN)\} + pd(\lambda), t_{i+1} + \min\{t_{cont}, cont(IN)\} + cont(\lambda)] \subseteq stable(OUT)_i$$

□ -p.20

Sufficient conditions: NS

Claim: If

$$\begin{aligned} [t_i + t_{pd}, t_{i+1} + t_{cont}] &\subseteq \text{stable}(S)_i \\ \max\{t_{pd}, pd(IN)\} + pd(\delta) + t_{su} &\leq t_{i+1} - t_i \\ t_{hold} &\leq \min\{t_{cont}, cont(IN)\} + cont(\delta), \end{aligned}$$

then the signal NS is stable during the critical segment C_{i+1} .

Proof: stability interval of NS satisfies:

$$\begin{aligned} [t_i + \max\{t_{pd}, pd(IN)\} + pd(\delta), t_{i+1} + \min\{t_{cont}, cont(IN)\} + cont(\delta)] \\ \subseteq \text{stable}(NS)_i. \end{aligned}$$

□

-p.21

Simplifying the conditions

- Our goal is to simplify the conditions in the 2 Claims.
- Prefer: lower bounds on the clock period.
- \Rightarrow well defined functionality provided that the clock period is large enough.
- We discuss each of the 4 conditions (2 per claim).

-p.23

Timing constraints for $i \geq 0$

CORO: If 4 conditions hold and

$$[t_0 + t_{pd}, t_1 + t_{cont}] \subseteq \text{stable}(S)_0,$$

then

1. timing constraints of NS and OUT hold wrt every $i \geq 0$,
2. $\forall i \geq 0 : [t_i + t_{pd}, t_{i+1} + t_{cont}] \subseteq \text{stable}(S)_i$.

Proof: Induction on i .

- **Basis:** part (1) follows from sufficient conditions for OUT and NS .
- **Step:** NS is stable during $C_{i+1} \Rightarrow$ part (2).
- \Rightarrow part(1).

□

-p.22

$$\max\{t_{pd}, pd(IN)\} + pd(\lambda) + \text{setup}(OUT) \leq t_{i+1} - t_i$$

- condition is a lower bound on $\varphi(\text{CLK})$. Great.

-p.24

$$\min\{t_{cont}, cont(IN)\} + cont(\lambda) \geq hold(OUT)$$

- condition may not hold \Rightarrow serious problem that can lead to failure to meet the timing constraint of *OUT*...
- Hope: under reasonable circumstances, condition does hold. Why?
 - Suppose *IN* is the output of a combinational circuit, all the inputs of which are outputs of flip-flops.
 - Assume that all the flip-flops are identical.
 - It follows that $cont(IN) \geq t_{cont}$.
 - By definition: $cont(\lambda) \geq 0$.
 - $\Rightarrow \min\{t_{cont}, cont(IN)\} + cont(\lambda) \geq t_{cont}$.
 - Suppose *OUT* feeds a combinational circuit that feeds a flip-flop.
 - Hence $hold(OUT) \leq t_{hold}$.
 - $t_{hold} < t_{cont} \Rightarrow$ condition holds.

- p.25

$$t_{hold} \leq \min\{t_{cont}, cont(IN)\} + cont(\delta)$$

- As before, if $cont(IN) \geq t_{cont}$, the condition holds!

- p.27

$$\max\{t_{pd}, pd(IN)\} + pd(\delta) + t_{su} \leq t_{i+1} - t_i$$

- condition is a lower bound on $\varphi(\text{CLK})$. Great.

- p.26

Conclusion

Claim: Assume that $cont(IN) \geq t_{cont}$ and $hold(OUT) \leq t_{hold}$.
If

$$[t_0 + t_{pd}, t_1 + t_{cont}] \subseteq \text{stable}(S)_0,$$

$$\varphi(\text{CLK}) \geq \max\{t_{pd}, pd(IN)\} + \max\{pd(\lambda) + \text{setup}(OUT), pd(\delta) + t_{su}\},$$

then

1. timing constraints of *NS* and *OUT* hold wrt every $i \geq 0$,
2. $\forall i \geq 0 : [t_i + t_{pd}, t_{i+1} + t_{cont}] \subseteq \text{stable}(S)_i$.

Under reasonable assumptions, all we need is **initialization** and a sufficiently **long clock period**.

- p.28

Minimum clock period

DEF: The **minimum clock period** of a synchronous circuit C is the shortest clock period for which the timing constraints of the output signals and signals that feed the flip-flops are satisfied.

We denote the minimum clock period of a synchronous circuit by $\varphi^*(C)$.

- Minimum clock period does not exist if timing constraints are infeasible.
- “timing constraints are satisfied” - for every value of the delays provided that they are in their range. (i.e. actual propagation delay of λ is in $[0, pd(\lambda)]$.)
- if assumptions hold, then in canonic form

$$\varphi(\text{CLK}) \geq \max\{t_{pd}, pd(IN)\} + \max\{pd(\lambda) + setup(OUT), pd(\delta) + t_{su}\}.$$

- p.29

Discussion

- The timing analysis of synchronous circuits in canonic form is overly pessimistic.
- The problem is that each of the combinational circuits λ and δ is regarded as a “gate” with a propagation delay.
- In practice it may be the case, for example, that the accumulated delay from the input IN to the output OUT is significantly different than the accumulated delay from S to the output OUT . The situation is even somewhat more complicated in the case of multi-bit signals.

- p.30

Initialization


We require that

$$[t_0 + t_{pd}, t_1 + t_{cont}] \subseteq \text{stable}(S)_0.$$

- after power-up, flip-flop output may be non-logical (and even meta-stable).
- solution: introduce a reset signal.
- boot-strapping problem: How is a reset signal generated?
- no solution to this problem within the digital abstraction (meta-stability). All we can try to do is reduce the probability of such an event.
- **reset controller** - a special circuit that generates a reset signal.

- p.31

Synchronous Circuit: canonic form with reset



Remark: NS may not be logical during reset. Implementation of MUX must output initial-state if $reset = 1$. Implementation based on drivers has this property, while implementation based on combinational gates may not have this property.

- p.32

Functionality of Synchronous Circuits: canonic form

■ X_i - $dig(X)$ during $stable(X)_i$.

■ Assumptions:

$$cont(IN) \geq t_{cont}$$

$$hold(OUT) \leq t_{hold}$$

$$[t_0 + t_{pd}, t_1 + t_{cont}] \subseteq stable(S)_0,$$

$$\varphi(\text{CLK}) \geq \max\{t_{pd}, pd(IN)\} \\ + \max\{pd(\lambda) + setup(OUT), pd(\delta) + t_{su}\}.$$

CORO: Assumptions $\Rightarrow \forall i \geq 0$:

$$NS_i = \delta(IN_i, S_i)$$

$$OUT_i = \lambda(IN_i, S_i)$$

$$S_{i+1} = NS_i.$$

- p.33

Definition of FSM: remarks

■ Other terms for a finite state machine are a **finite automaton with outputs**, **transducer**, and **Mealy Machine**.

■ **Moore Machine** - an FSM in which the output function $\lambda : Q \rightarrow \Delta$.

- p.35

Finite State Machines

Corollary states that synchronous circuits implement **finite state machines**.

DEF: A **finite state machine** (FSM) is a 6-tuple $\mathcal{A} = \langle Q, \Sigma, \Delta, \delta, \lambda, q_0 \rangle$, where

- Q is a set of **states**.
- Σ is the alphabet of the input.
- Δ is the alphabet of the output.
- $\delta : Q \times \Sigma \rightarrow Q$ is a **transition function**.
- $\lambda : Q \times \Sigma \rightarrow Q$ is an **output function**.
- $q_0 \in Q$ is an **initial state**.

- p.34

What does an FSM do?

- abstract machine that operates as follows.
- input sequence $\{x_i\}_{i=0}^{n-1}$ of symbols over alphabet Σ .
- output sequence $\{y_i\}_{i=0}^{n-1}$ of symbols over alphabet Δ .
- sequence of states $\{q_i\}_{i=0}^n$. The state q_i is defined recursively:

$$q_{i+1} \triangleq \delta(q_i, x_i)$$

- The output y_i is defined as follows:

$$y_i \triangleq \lambda(q_i, x_i).$$

- p.36

State Diagrams

FSMs are often depicted using state diagrams.

DEF: The **state diagram** corresponding to an FSM \mathcal{A} is a directed graph $G = (V, E)$ with edge labels $(x, y) \in \Sigma \times \Delta$. The vertex set V equals the state set S . The edge set E is defined by

$$E \triangleq \{(q, \delta(q, x)) : q \in Q \text{ and } x \in \Sigma\}.$$

An edge $(q, \delta(q, x))$ is labeled $(x, \lambda(q, x))$.

- p.37


Timing analysis: the general case

- Deal with a synchronous circuit that is not in canonic form.
- Algorithm that computes the minimum clock period $\varphi^*(C)$. (if timing constraints are feasible.)
- Algorithm that decides whether the timing constraints are feasible (i.e. conditions used by this algorithm are less restrictive than the conditions used in previous claims).

- p.39

State Diagram: example

A state diagram of an FSM that outputs y if the weight of the input so far is divisible by 4, and n otherwise.



- p.38

Recap

- We started with a syntactic definition of a synchronous circuit.
- We then attached timing constraints to the inputs and outputs of synchronous circuit.
- For a given synchronous circuit C with input/output timing constraints, we differentiate between two cases:
 - timing constraints are infeasible \Rightarrow cannot guarantee well defined functionality of C . For example, if the timing constraints are not met, then inputs of flip-flops might not be stable during the critical segments, and then the flip-flop output is not guaranteed to be even logical.
 - timing constraints are feasible \Rightarrow functionality is well defined provided that the clock period satisfies $\varphi(\text{CLK}) \geq \varphi^*(\text{CLK})$.

- p.40

Functionality

- Assume that the timing constraints are feasible.
- Introduce a trivial timing model called the **zero delay model**.
- In this model, time is discrete and in each clock cycle, the circuit is reduced to a combinational circuit.
- Advantage: decouple timing issues from functionality and enables simple logical simulations.

-p41

The zero delay model - cont

- Similarly,

$$(t_i + pd(IN), t_{i+1} + cont(IN)) \subseteq stable(IN)_i.$$

Hence,

$$(t_i, t_{i+1}] \subseteq stable(IN)_i.$$

- Following Corollary (synchronous circuit implements an FSM), we conclude that, for every signal X , X_i is well defined.

-p43

The zero delay model

- In the zero delay model we assume that all the parameters of all the components are zero or infinitesimal (i.e. $\forall \varepsilon > 0: t_{su} = -\varepsilon, t_{hold} = t_{cont} = t_{pd} = \varepsilon, pd(IN) = cont(IN) = hold(OUT) = \varepsilon, setup(OUT) = -\varepsilon$ and $d(G) = t_{cont}(G) = 0$, for every combinational gate G). Under this unrealistic assumption, the timing constraints are feasible.
- Must pay attention to endpoints of intervals of stability: Output of flip-flop satisfies:

$$(t_i + t_{pd}, t_{i+1} + t_{cont}) \subseteq stable(Q)_i.$$

Hence,

$$(t_i, t_{i+1}] \subseteq stable(Q)_i.$$

-p42

Simulation of a synchronous circuit

Simulation during cycles $i = 0, \dots, n - 1$ in the zero propagation model proceeds as follows:

assume: flip-flops are initialized (\vec{S}_0 - initial values of FFs).

1. Construct comb. circuit C' that corresponds to C .
2. For $i = 0$ to $n - 1$ do:
 - (a) Simulate C' with input values \vec{S}_i and $\vec{I}\vec{N}_i$.
 - (b) For every output OUT^j , let y denote the value that is fed to y . We set $OUT_i^j = y$.
 - (c) For every D -port NS^j of a flip-flop, let y denote the value that is fed to the flip-flop. We set $NS_i^j = y$.
 - (d) For every Q -port S^j of a flip-flop, define $S_{i+1}^j \leftarrow NS_i^j$, where NS^j denotes the signal that feeds the D -port of the flip-flop.

-p44

Summary

- define synchronous circuits.
- canonic form of synchronous circuits:
 - definition of timing constraints.
 - formulation of sufficient conditions for satisfying the timing constraints.
 - simplify sufficient conditions by relying on the assumption that the input originates from a flip-flop and the output is eventually fed to a flip-flop.
 - define the minimum clock period.
 - initialization.
 - synchronous circuits implement FSMs.

- p.45

Summary -cont.

- functionality:
 - zero delay model.
 - simulation.

- p.46