

# An Improved Micro-Architecture for

Function Approximation

Using Piecewise Quadratic Interpolation

Shai Erez & Guy Even

School of EE

Tel - Aviv Univ.

## Problem Description

Design a HW circuit that evaluates arithmetic functions.

- wide variety of functions

$$f(x) \in \{ \sqrt{x}, \sqrt[3]{x}, \sqrt[4]{x}, e^x, \log x, \sin x \dots \}$$


- many applications require <sup>only</sup> small precision

single precision floating point : 23 bits for fraction

- single cycle computation

## function approximation

Specification (min-max norm) :



$$\forall x : \left| f(x) - \hat{f}(x) \right| < \text{Unit last position (i.e. } 2^{-24})$$

Good News: In single precision, we can validate a design by exhaustive testing (i.e. simulate all the possible inputs).

Focus: we discuss  $f(x) = \frac{1}{x}$  for  $x \in [1, 2]$

$$|x| = 24 \text{ bits.}$$

# Overview: Methods For Computing $\sqrt{x}$

- \* "long division", SRT, division ~~long~~ recurrence.  
*cheap but too slow*
- \* multiplicative methods : Newton iterations, etc.  
*fast but costly*
- \* table based methods: linear approximation + modifications & quadratic approximations (polynomial approx.)  
*good for small precision.*

# Linear piecewise approximation


$x_1$  = determines segment



$$\hat{f}(x) = a_0 + a_1 \cdot x_2$$

most sig. least significant  
 $x_2$  = determines offset in segment

micro architecture:




To achieve  $2^{-24}$  prec:  
 $\Rightarrow$  big table ( $> 50\text{ Kb}$ )

because  $m \geq 11$

and  $|a_1| + |a_0| \geq 36$

# Quadratic Piecewise Approximation



$$x = x_1 + x_2$$


$$\hat{f}(x) = a_0 + a_1 x_2 + a_2 x_2^2$$



Micro - Arch. ( POMB-05  
WS-05 )

\* Squearing unit optimized

\* Small LUT ( $< 15\text{kb}$ )



# proposed: micro-architecture

$$\text{Horner's Method : } f(x) = a_0 + a_1 x + a_2 x^2 \\ = a_0 + x_2 (a_1 + a_2 x)$$

Advantages:

- \* 2 mul-add vs. 3 mul.
- \* fewer partial products (324 vs. >400)
- \* Suitable for pipelining with very short clk periods.

# proposal : micro-architecture (cont.)

- \* Optimize Mul-Add:


- \* Booth radix 4

- \* truncated multipliers

- \* represent  $\mathbb{Z}$  in

redundant rep. (CS).

direct CS  $\rightarrow$  Booth-4 enc.



## Systematic Design Procedure

- \* determine  $m = |x_1|$  ( $2^m = \text{no. LUT entries}$ )  
we chose  $m = 7$ .
- \* compute coefficients  $a_0, a_1, a_2$  for every  $x_1$ .
  - min length of coefficients.
  - effect { cost (LUT size, # partial products)  
delay (length  $\bar{x} = a_2x_2 + x_1$ )
  - round coefficients and meet prec. specs.
- \* truncate multipliers : reduce cost
  - (usually : truncated multiplies XOR Booth-4 because of error analysis - we do both.)

## Comparison

	$m$	$ a_0 $	$ a_1 $	$ a_2 $	Delay FA	#partial products
POMB-05	7	26	16	10	14.5	445
OUR	7	26	18	10	19	324


- cheaper
- suitable for pipelining  $2 \times 10_{FA}$ .

## Further Work (compress tables)

$$2^7 = 128$$

table entries for  $a_0, a_1, a_2$ .

$a_0$  is a function of  $x_1$  where :  
 $|x_1| = 7$  bits  
 $|a_0| = 26$  bits



IDEA:

Compute  $a_0$  as using linear approx.

- smaller table
- reuse Mul-add units.

## Summary

- 1) Micro-architecture for small precision function evaluation.
- 2) Systematic method for computing table entries, multiplier sizes, multiplier truncation.
- 3) Design : cheaper, slower :  $\hat{T} = 19$  or 10 FAs.
- 4) Exhibit tradeoffs between delay & cost.



Thanks

