On the design of a fast IEEE-FP adder

The web page summarizes some of the work I have been involved with regarding the design of IEEE compliant floating-point adders.


The most recent paper (not published yet) is the following paper: On the Design of Fast IEEE Floating-Point Adders.

Previous versions (with somewhat weaker results) are listed below:

related student projects